

TEMPERATURE COMPENSATED BATTERY CHARGER CURRENT

Field of the Invention

The present invention relates to a system and method for minimizing
5 the temperature dependence of a charging current in a battery charger system. More particularly, two controllable mirror banks and a zero dependency on absolute temperature (ZTAT) current generator are arranged to cooperate with one another to adjust a reference level associated with the charger current control loop.

Background of the Invention

10 Demand for portable electronic devices is increasing each year. Example portable electronic devices include: laptop computers, personal data assistants (PDAs), cellular telephones, and electronic pagers. Portable electronic devices place high importance on total weight, size, and battery life for the devices. Many portable electronic devices employ rechargeable batteries such as Nickel-
15 Cadmium (NiCad), Nickel-Metal-Hydride (NiMH), Lithium-Ion (Li-Ion), and Lithium-Polymer based technologies.

An example charging system for a battery is shown in FIGURE 3. As shown in FIGURE 3, the charging system includes a power source (PS), a regulator (REG), and a battery (BATT). The power source (PS) includes a voltage
20 source (VS) and a source resistance (RS). The regulator (102) includes a NMOS transistor (MREG), a PMOS transistor (MP1), an amplifier (AMP), a current level control circuit (CLC), and five resistors (RSNS, R1 – R4).

In operation the power source provides a charging current (ICHG) to the battery through source resistance RS, PMOS transistor MP1, and resistor RNS.
25 Resistors R1 and R2 form a voltage divider that provide a feedback signal to amplifier AMP. Amplifier AMP compares the feedback signal to a reference voltage (VREF) and provides a control signal to transistor MREG. Transistor MREG, amplifier AMP, and resistors R1 and R2 together operate as a shunt regulator that regulates the input voltage (VIN). The shunt regulator ensures safe charging of
30 battery BATT by limiting the charging voltage (input voltage) similar to a zener diode. Resistor RSNS converts the charging current (ICHG) into a voltage (VISNS).

Resistors R3 and R4 form another voltage divider that provide another feedback signal (VBSNS) for sensing the battery voltage. The current level control circuit (CLC) monitors the charging current from voltage VISNS and regulates the amount of charging current provided by transistor MP1. The current level control circuit
5 (CLC) also monitors the sensed battery voltage (VBSNS) to determine a when to change the charging mode from constant current to constant voltage. Once the constant voltage mode is active, the current level control circuit (CLC) monitors the charging current to end the charging cycle when the sensed charging current drops below some predetermined level.

10 **Brief Description of the Drawings**

Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings.

FIGURE 1 is an illustration of an example temperature compensated current control circuit; and

15 FIGURE 2 is an illustration of another example temperature compensated control circuit, arranged in accordance with an aspect of the present invention.

FIGURE 3 is an example of a conventional battery charging system.

Detailed Description of the Preferred Embodiment

20 Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this
25 specification are not intended to be limiting and merely set forth some of the many possible embodiments for the claimed invention.

Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but
30 merely provide illustrative examples for the terms. The meaning of "a," "an," and "the" includes plural reference, the meaning of "in" includes "in" and "on." The term

"connected" means a direct electrical connection between the items connected, without any intermediate devices. The term "coupled" means either a direct electrical connection between the items connected or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means either
5 a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term "signal" means at least one current, voltage, charge, temperature, data, or other signal.

Briefly stated, the present invention is related to a battery charger circuit that is arranged to charge batteries in a constant current mode. A charging
10 current flows from a power device through a sense resistor to a battery. The voltage across the sense resistor is used to measure the charging current. The temperature of the sense resistor changes either because of a change in ambient temperatures or as the result of the charging current creating thermal energy in the sense resistor. The measured charging current from the sense resistor changes because of the
15 temperature coefficient of the sense resistor, creating inaccuracies. A temperature compensation block uses a set of controllable current mirror banks to adjust reference signals such that the effects of the temperature coefficient in the sense resistor are minimized and an accurate charging current measurement is achieved.

Battery charger circuits can be implemented as integrated circuits
20 (ICs). The IC implementation of the battery charger includes a current limit so that the amount of charge delivered to the battery is controlled at a predictable rate. Excessive charging currents can result in an overcharged battery. In some batteries, such as Li-Ion based batteries, overcharging can result in a catastrophic failure where the material in the battery may cause a fire or an explosive type of behavior.
25 For these reasons as well as others, it is often preferred to operate the battery charger in a constant current mode (CCM). By maintaining a constant charging current, the battery will not heat up and the charging time is predictable.

FIGURE 1 is an illustration of an example temperature compensated current control circuit (100) that is arranged according to an embodiment of the
30 present invention. The circuit (100) includes: a charger, a battery (BATT), a p-type field effect transistor (FET MP1), a sense resistor (RSNS), a reference resistor (RREF), an amplifier (A1), and temperature compensated reference current generator circuit.

The charger is coupled between node N1 and node N2. FET MP1 is coupled between nodes N1 and N3, and has a control terminal that is coupled to node N6. Sense resistor RSNS is coupled between nodes N3 and N4. Reference resistor RREF is coupled between nodes N3 and N5. Amplifier A1 includes an input that is coupled to node N4, another input that is coupled to node N5, and an output that is coupled to node N6. Battery BATT is coupled between node N4 and node N2.

In operation, the charger applies an input voltage (V_{IN}) across nodes N1 and N2. A charging current (I_{CHG}) is delivered to the battery (BATT) through FET MP1 and sense resistor RSNS such that the battery charges to an output voltage (V_{BATT}). The temperature compensated reference current generator circuit controls a reference current (I_{REF}) that flows through the reference resistor (RREF), creating a voltage drop across the reference resistor (RREF). Amplifier A1 is arranged to operate as an error amplifier that controls the charging current (I_{CHG}) by changing the current flow through FET MP1 in response to a comparison of the voltages at node N4 and node N5. The charging current (I_{CHG}) is sensed with sense resistor RSNS.

Amplifier A1 and FET MP1 are arranged in a control loop that adjusts the charging current (I_{CHG}) until the sensed voltage drop (V_{SNS}) across the sense resistor (RSNS) equals the reference voltage (V_{REF}) across the reference resistor (RREF). The need for temperature compensation rises when the resistivity of the sensor resistor changes with temperature. The temperature compensated reference current generator circuit dynamically adjusts the reference current to adjust the reference voltage level in a way that creates a temperature stable charging current.

The temperature compensated reference current generator circuit includes a reference circuit (REF), an amplifier (A2), a first controlled current mirror bank (BANK1), a second controlled current mirror bank (BANK2), a load resistor (RLOAD), a current summer, and a current source (IPTAT). The first controlled current mirror bank (BANK1) is illustrated as two p-type field effect transistors (FET MP2, and FET MP3), while the second current mirror bank (BANK2) is illustrated as a current sense circuit (I1) and three dependent current sources ($I_2 - I_4$).

The reference circuit (REF) is coupled to node N7, and arranged to provide a reference voltage (VREF) such as a band-gap voltage. Amplifier A2 includes an input that is coupled to node N7, another input that is coupled to node N8, and an output that is coupled to node N9. FET MP2 has an output that is coupled to node N8, a control terminal that is coupled to node N9, and is arranged to provide a current (ID2) that corresponds to IZTAT. FET MP3 has an output that is coupled to node N10, a control terminal that is coupled to node N9, and is arranged to provide a current (ID3) that corresponds to $X \cdot IZTAT$. Resistor RLOAD is coupled between node N8 and node N2, and is arranged to provide a feedback voltage (VFB) at node N8. The current summer includes a negative terminal at node N10, a positive terminal at node N11, and a difference terminal at node N5. A current (IPTAT) that is proportional to absolute temperature (PTAT) current is provided to node N12. Current sense circuit I1 is coupled between node N12 and N2. Dependent current source I2 is coupled between node N5 and N2. Dependent current source I3 is coupled between node N11 and N2. Dependent current source I4 is coupled between node N11 and N2. Each of the dependent current sources (I2 - I4) is controlled by the current sense circuit (I1) in a current mirror circuit that is responsive to current IPTAT. Current mirror banks BANK1 and BANK2 can be adjusted via a TRIM signal.

Amplifier A2, FET MP2 and resistor RLOAD are arranged to operate as a ZTAT (zero dependency to absolute temperature) generator. Through the feedback operation of amplifier A2 and FET MP2, the voltage across resistor RLOAD is forced to the reference voltage (VREF). When the load resistor (RLOAD) is made of the same material as the reference resistor (RREF), the contribution of IZTAT to the reference current (IREF) has a zero temperature dependency. For example, resistors RREF and RLOAD are preferably have thermally matched temperature characteristics such that the portion of the voltage drop provided across resistor RREF from current $X \cdot IZTAT$ has a zero temperature dependency.

The mirroring ratio of the mirror banks can be altered by trimming. A PTAT (proportional to absolute temperature) current source is coupled to node N12. In one example, the PTAT current source is part of a temperature corrected circuit such as a band-gap circuit. In another example, the PTAT current source is a

transistor that is biased by a bias signal that is derived from a temperature corrected circuit such as a band-gap circuit. The PTAT current source shares the same operation temperature with resistors RSNS, RREF, and RLOAD. The reference current (IREF) output at node N5 consists of a sum of the PTAT current and a
5 temperature trimmed current.

The reference voltage in the battery charger for the control loop in constant current mode charging is established with the reference resistor (RREF) and a reference current (IREF). In one example, the reference resistor (RREF) is made of poly-silicon material. Because the temperature dependence in the current sense
10 resistor (RSNS) is different from the reference resistor (RREF) a compensation method is needed. The designed compensation block changes the slope of the reference current (IREF) as a function of temperature.

In one example, the reference PTAT current is created from a PTAT voltage circuit where VPTAT is proportional to kT/q . For this example, the VPTAT
15 circuit that includes a resistor that is made of the same material (e.g., poly-silicon) as the reference resistor (RREF), such that the voltage drop ($x \cdot kT/q$) is across a resistor of the same type of material. The resulting PTAT voltage is adjusted by a multiplication factor that is determined by the ratio of the two resistor values, as well as any additional multiplication factor that is provided by the current-mirror ratios.

20 The temperature trimming current is generated by subtracting a ZTAT current ($X \cdot I_{ZTAT}$) from a PTAT current ($Y \cdot I_{PTAT}$). The levels for IZTAT and IPTAT are the same at a nominal trimming temperature (e.g., room temperature), and unequal over temperature changes. The temperature slope factor of the current reference current (IREF) is varied by changing the mirroring ratio for
25 IPTAT together with IZTAT.

FIGURE 2 is an illustration of another example temperature compensated control circuit (200) that is arranged in accordance with an aspect of the present invention. The circuit includes a current buffer (CBUF), a current source (IPTAT), and a bank of n-type FETs that are arranged as a current mirror bank such
30 as BANK2 from FIGURE 1.

Current buffer CBUF is coupled between node N10 and node N5. FET MN1 is configured to sense current IPTAT and provide a gate signal (VGATE) at node N12. FET MN2 has a drain that is coupled to node N5, a gate that is

coupled to node N12, and a source that is coupled to node N2. FET MN3 has a drain that is coupled to node N10, a gate that is selectively coupled to either node N12 or node N2, and a source that is coupled to node N2. FET MN4 has a drain that is coupled to node N10, a gate that is coupled to node N12, and a source that is coupled to node N2.

FET MN3 is arranged as an array of n-type FETs (MN31 – MN3N) that are selected in response to trim signals (TRIM1 - TRIMN, NTRIM1 - NTRIMN). For example, FET MN31 is selected when switch S11 is closed and switch S21 is opened, while FETMN31 is disabled when switch S11 is opened and switch S21 is closed. The switches can be controlled by trimming signals as shown in the figure, programmed by a memory such as a register, or burned using fuse links. Other fuse link and programming arrangements are contemplated to selectively disable and enable any desired one of the FETs that comprises FET MN3.

FET MN1 is ratio sized to the parallel combination of FET MN3 and FET MN4 according to a first factor (A) such that current $I_3 + I_4$ corresponds to $A \cdot IPTAT$. Factor A can be adjusted by changing the effective size of MN3 using the trimming methodology described above. FET MN2 is ratio sized to FET MN1 according to a second factor (B) such that current I_2 corresponds to $B \cdot IPTAT$. The current flowing down into node N10 corresponds to $X \cdot IZTAT$ as described with reference to FIGURE 1. The input to the current buffer corresponds to the difference between $X \cdot IZTAT$ and $A \cdot IPTAT$. The output of the current buffer is coupled to node N5 such that the current (I_{REF}) that flows out at node N5 corresponds to the sum of $B \cdot IPTAT$ and $(X \cdot IZTAT - A \cdot IPTAT)$, or $((X \cdot IZTAT) + (B - A) \cdot IPTAT)$.

The mirroring ration is adjusted to change the desired temperature slope according to the factors A, B, and X. FETS MN1 - MN3 can be sized according to a binary ratio to adjustably cover the desired range of temperature slopes. In one example: factor A is in the range from $(0.25 + 0.25 \cdot b_1 + 0.5 \cdot b_2 + 1 \cdot b_3 + \dots + Y \cdot b_N)$ when FET MN4 is one quarter the size of FET MN1 and FET MN3 is an array of binary weighted transistors ranging in sizes starting at 0.25 of FET MN1 and up according to binary values b_1 through b_N . In another example, factor B corresponds to 0.75 when FET MN1 is size rationed to FET MN4

according to a 4 to 3 ratio. The current mirrors are preferably biased in the strong inversion operating region to improve matching performance between relative currents.

5 In the physical layout for the above described circuits, all the resistors involved are designed to have good matching qualities with respect to one another. Moreover, the operating temperatures for the PTAT generator, and resistors RSNS, RREF and RLOAD should be shared with one another. Careful layout consideration should be utilized in arranging the resistors and PTAT generator such that the operating temperature conditions for those circuits are similar in order to maintain proper operation of the reference voltage for the constant current control loop.

10 The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.